For efficient planning and management of a semiconductor manufacturing line, such line performances as turnaround time and throughput have to be evaluated precisely.
INTRODUCTION
A semiconductor manufacturing line consists of several hundred kinds of processing equipment and processing steps. These can be very large and complicated depending on the production targets. For minimizing the investment in resources, optimizing process equipment and improving line performance by making line operations more efficient are of great concern.
In ASIC manufacturing lines, it is especially important t o shorten t u r n a r o u n d time (TAT) so t h a t line management can respond so quickly and flexibly to changes in marketing demand and to reduced productivity caused by such problems as equipment failures. Simulation is the best method for evaluating and analyzing the complicated line performance [1]- [4] , but there is a question of whether line model can be fit to actual line operations. We have developed a discrete-event simulation system, referred to as "SEMALIS"
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Information System Laboratories 1-2356 Take, Yokosuka-shi, Kanagawa, 238-03 Japan (SEmiconductor MAnufacturing LIne Simulator), t h a t facilitates efficient planning a n d management of manufacturing lines. This system accurately reflects many details of actual lot processing and line operations by the use of precise and flexible line modeling.
This paper describes this line model, special lot processing applied to specific equipment and continuous process steps, and some model experimentation results for evaluation a n d analysis of its performance .
MODEL CONFIGURATION AND DEFINITION
The line model consists of four main blocks (Figl.): lot release block (LRB), lot schedule block (LSB), lot processing block(LPB), definition a n d status information management block (DSMB).
The simulation model is written in the general-purpose simulation language SLAM-I1 and FORTRAN.
Lot release block (LRB)
The LRB releases wafer manufacturing lots according to a uniform release rate specified for each product. Attributes such as lot identities, product and process sequence code, lot-size (the number of wafers), and priority are individually assigned to each released lot . Lot release stops when the accumlated number of released lots exceeds the specified maximum number of released or work-inprocess (WIP) lots.
Lot scheduling block (LSB)
The LSB increases the current WIP process step number after each step is completed. It assigns the equipment for the next process step by referring to the process sequence and puts it into the t t LPB The assigned equipment has the shortest waiting time of all available equipment that is defined in t h e process step instructions. The! lot waiting time is a simple estimate of the total processing time of all the waiting lots with the same or higher priority. If the number of the lot arrival current processing step is the specified step number, such as t h e terminating step of a process sequence, the end of the specific processing steps, e.g., forming a h4OSFET on the silicon substrate (these processing steps are referred to as t h e substrate process sequence), o r t h e end of t h e wiring process sequence ( t h e ramaining processing steps in the substrate process s e q u e n c e ) , t h e n t h e manufacturing statistics are collected respectively.
Lot processing block (LPB)
The LPB consists of four parts. The buffer (BU), t h e lot priority control module (PCM), the processing module (PM), a n d the lot quality inspection module (QIM) . The BU is the virtual storage for lots received from and prioritized by LSB. The PCM selects the next lot for processing out of the lots waiting in the buffer by referring to both the expected completion time based on equipment availability and lot priorities. Lot selection conditions are classified into five categories: specific products ( C l ) , specifications for continuous processing steps (C2), required processing equipment (C3), processing step number (C4) , and arrival time (first in first out) (C5). A lot processing priority is assigned for each of these five conditions, with priority I being the hightest, and priority V the lowest. An example of priority assignation is shown in Figure 2 . At the start of processing, those lots meeting the priority I condition are selected. If more t h a n one lot a r e selected, selection process continues until finally only one lot can be selected based on C5 (FIFO). For selection condition C3, the lots that use the same recipe of the equipment as that specified are given top priority. The PM has three processing stages : (i) During pre-processing, lots are formed into wafer batches or multiple lots to conform to the processing stage load-size defined in the recipe instruction. During the rework, none of the lot wafers The QIM determines the next step for may be scrapped or cause another rework each lot: move to the next processing step, to be initiated. Upon rework completion, return for reworking, or be scrapped due t h e lot is r e t u r n e d to t h e initiated to defects. This is done through quality processing step. inspection of each completed lot using the For scrapping, the scrap statistics for statistical probabilities assigned to the the entire lot are collected and the lot is t h r e e alternatives i n process s t e p terminated. definition.
Lots progressing to the next process step 2 . 4 Model definition a n d status are moved to the buffer for the next step by the LSB. For rework processing, a Five line model definition information rework code is added to the lot attributes classes are managed in this block. They a n d t h e lot is moved t o t h e rework are product, process, equipment, line information management block (DSMB) operating conditions, and simulation run conditions. The main definition items of the line model are shown in Table 1 . The process sequence, which depends on each product are flexibly defined with a layered structure containing both unit and macro process steps. (Fig. 3) A macro process is defined as a processing group corresponding to certain process steps, such as t h e n or p channel forming process steps of a MOSFET, and contains some unit process steps. Unit process step is t h e minimum step in the process sequence. Special lot processing is assigned to the macro process steps and equipment definition described in section 3.
The time for the unscheduled maintenance that is carried out after specific number of wafers are processed, such as cleaning a sputtering chamber, can be assigned in addition to the time for regular maintenance.
Equipment reliability is defined as the MTBF (mean time between failures), the MTTR(mean time to repair), and the wafer handling in the failed equipment. Equipment fails based on the probability exponential distribution.
Transient behavior of line performance is evaluated dynamically by changing one of t h e line (operating conditions. Statistical informations, such as turnaround time (TAT), throughput, equipment utilization and available time, lot waiting time amd the number of lots waiting a t each equipment, a n d t h e number of WIP lots in line, are collected at specified time interval.
Model limitations
The operators f o r equipment a n d resources f o r material handling a r e excluded as subjects of the modeling. This is because the operation to assign them to equipment o r WIP lots with precise scheduling is so complicated that the long-range simulation time is too long.
SPECIAL LOT PROCESSING
Two main types of lot processing are simulated. The first is processing that depends on the load-size specifications of a n d t h e processing capacity of each equipment. The second is lot processing that depends on t h e specifications of continuous processing steps.
Type 1 (a) Multiple lot processing: Each batch is equal to or less than the processing stage load-size. ( b ) Pipeline processing among multiservers: the maximum number of servers is five. The input interval time must be more than the maximum processing time of all servers. (c) Setup match required processing: a maximum of recipe classes is three. The setup time is to change over another recipe class, e.g., gas purge time in ion implanter.
Type I1 ( a ) Continuous processing: a second processing step to be performed within a critical time interval after completion of a first processing step. ( b ) Trial processing: must be done just before the main lot processing to determine the detailed recipe for the same process steps as the main lot processing. ( c ) Split lot processing: a lot may be subdivided so that some parts can be processed within the remaining available time for the equipment on that day. (d)Pipeline processing between continuous processing steps: the load-size of two continuous equipment must be the same. Post-processing of the first and pre-processing of the second may be omitted. ( e ) Time-critical express lot processing: express lots can seize equipment with the highest priority and be processed with raw processing time (RPT). In this processing, no failures or maintenance are assigned to any equipment.
Continuous processing and time-critical express lot processing are discussed here in detail.
Continuous processing
Continuous processing means timeconstrained processing along continuous process steps. In this processing, the preprocessing of a lot on the second equipment has to be carried out within the previously specified time interval after completion of the processing stage of the first equipment.
If this fails, t h e lot is reworked or discarded. Therefore, the equipment for the second process step must be reserved prior to starting the first step.
The processing time reservation method (ii) t c < t i 3 + t t + t w tl1-t13, t21-t23 : pre-processing. processing, and post-processing time of the equipment tt : lot transport time tw: lot waiting time until start of pre-processing on E 2 tc : constrained time interval between two continuous processing steps td: delay time until start of pre-processing on E l to satisfy eq.( 1) tm: time of appropriation for processing o r reservation for the other lots Figure 4 . In this model, the following relationship holds: or where tc is the constrained time interval between the continuous processing steps , t13 is the processing time of lot A that is assigned to the fir:st equipment E l postprocessing stage, tt is the transport time from E l to the second equipment E2, and tw is the waiting t:ime in the E2 buffer, equal to the sum of the processing time for the lots with a. higher priority than that for lot A. In order to ensure proper continuous processing, the second equipment must be reserved so that the time r e l a t i o n s h i p i n e q u a t i o n (1) is guaranteed. The reserved processing start times for E l and 132 (TE1 and TE2) are determined by the following equations.
where Tnow is the present time, and ta ( 2 0) is the adjusting time for assuring that the reservation time for both equipments do not overlap the previously reserved times for the other lots, t h e regular maintenance time, and the end of service time on that day. Equations (2) and (3) show that only start time TE2 can be advanced by ta ( 2 tm) and not overlap the other reservations and equations (4) and (5) show that both start times are delayed by ta (=td) (here, the meaning of tm, td is shown in Fig.4) . The reservations for the continuous processing are canceled after the start of pre-processing on the second equipment.
Time-critical express lot processing
A time-critical express lot is one that requires processing i n t h e shortest possible TAT. As soon as the release time into the line has been determined, the processing start and end times for those equipments corresponding to a series of processing steps (e.g., N steps) are scheduled b y using processing time (til+ti~+ti3: i=l, n) and transport time (tt).
To ensure that time-critical express lot processing is performed, it is necessary to reserve the processing time. When preprocessing on the equipment at the i-th step is started, the reservations at the step f o r t h e express lot processing a r e canceled. After completion of postprocessing, t h e equipment corresponding to the step number (i+N) is reserved. The reserved equipment may process other lots that can be completed before the start time of the express lots. Figure 5 shows the changes in TAT and throughput when the maximum number of WIP lots is fixed and the available line time is changed from 9 hours/day operation to 24 hours/day operation, all without equipment failures a n d maintenance. It demonstrates that a n appropriate number of WIP lots a n d available line time for achieving the required TAT o r throughput of each product are obtained. Figure 6 shows the effect of constrained time intervals in continuous processing o n line performance. Continuous processing is assigned to all pairs of exposure and development processing steps in photo lithography, these steps sum to about 16% of all processing steps that are over three hundred. In this case, trial processing is also assigned to a portion of the above pairs. A maximum 10% reduction in TAT and throughput is observed within about sixty minutes, corresponding to t h e exposure processing time for a lot. This is because the utilization of steppers (first set of equipment) is limited, causing a bottleneck in the processing capacity of the developers (second set). Figure 7 shows the effect of the number of WIP lots o n line performance when continuous processing is applied to the process steps above. With less than eighty WIP, applying continuous processing improves line performance. It processing are effective for reducing TAT a n d increasing throughput, respectively. Figure 9 shows an example of the time sequential change in line performance when only one time-critical express lot is released into a steady-state manufacturing line in which t h e number of WIP lots is constant. At thirty five and forty days after release, regular lot throughput decreases a n d then increases dramatically. This is because these regular lots were in the latter part of the substrate process sequence at the release time of the express lot and the express lot caught up with them during t h e early p a r t of t h e wiring process sequence. Regular lot processing was thus interrupted until the express lot passed through and the lots were then produced together i n a short term after the A maximum of 10% and 45% fluctuation in TAT a n d regular lot throughput was observed, respectively, f o r a while after t h e express lot completion. This is mainly because express lot processing interrupts regular lot processing, resulting in equipment bottlenecks or starvation dynamically. Figure 10 shows transient behavior of line performance d u e to dynamic modification of line operating conditions on the way of simulation.
SIMULATION RESULTS
In this case, the maximum number of WIP lots is not limited. The number of steppers is reduced from four to three at a certain time in a steady state product mix manufacturing line. After modification, throughput for each product decreases gradually with periodic fluctuation for a while and TATS for both products increase uniformly along with t h e increase in elapsed time.
CONCLUSION
We proposed a precise a n d flexible simulation model which enables complicated lot processing and equipment failures i n wafer f a b r i c a t i o n t o be handled accurately. The newly developed
